

SPEC No.	CC26Z001A
ISSUE :	Apr. 14 2015

To : \_\_\_\_\_

**PRELIMINARY**

## SPECIFICATIONS

Product Type 1/1-type Progressive Scan B/W CCD Area Sensor with 8M Pixels (4ch)

Model No R J 3 D V 4 A F 0 D T

※ This specifications contains 24 pages including the cover and appendix.  
If you have any objections, please contact us before issuing purchasing order.

### CUSTOMERS ACCEPTANCE

DATE : \_\_\_\_\_

BY : \_\_\_\_\_

PRESENTED

BY : J. Nakai

J.NAKAI

Dept. General Manager

REVIEWED BY :

T. Yoshida

PREPARED BY :

T. Kenzak!

Development Dept. VI  
Sensing Device Unit  
Electronic Components And Devices Division  
SHARP CORPORATION

- Handle this document carefully for it contains material protected by international copyright law. Any reproduction, full or in part, of this material is prohibited without the express written permission of the company.
  
- When using the products covered herein, please observe the conditions written herein and the precautions outlined in the following paragraphs. In no event shall the company be liable for any damages resulting from failure to strictly adhere to these conditions and precautions.
  - (1) Please do verify the validity of this part after assembling it in customer's products, when customer wants to make catalogue and instruction manual based on the specification sheet of this part.
  
  - (2) The products covered herein are designed and manufactured for the following application areas. When using the products covered herein for the equipment listed in Paragraph (3), even for the following application areas, be sure to observe the precautions given in Paragraph (3). Never use the products for the equipment listed in Paragraph (4).

Office electronics



    - Instrumentation and measuring equipment
    - Machine tools
    - Audiovisual equipment
    - Home appliance
    - Communication equipment other than for trunk lines
  
  - (3) Those contemplating using the products covered herein for the following equipment which demands high reliability, should first contact a sales representative of the company and then accept responsibility for incorporating into the design fail-safe operation, redundancy, and other appropriate measures for ensuring reliability and safety of the equipment and the overall system.
    - Control and safety devices for airplanes, trains, automobiles, and other transportation equipment
    - Mainframe computers
    - Traffic control systems
    - Gas leak detectors and automatic cutoff devices
    - Rescue and security equipment
    - Other safety devices and safety equipment, etc
  
  - (4) Do not use the products covered herein for the following equipment which demands extremely high performance in terms of functionality, reliability, or accuracy.
    - Aerospace equipment
    - Communications equipment for trunk lines
    - Control equipment for the nuclear power industry
    - Medical equipment related to life support, etc.
  
  - (5) Please direct all queries and comments regarding the interpretation of the above three Paragraphs to a sales representative of the company.
  
- Please direct all queries and regarding the products covered herein to a sales representative of the company.

## CONTENTS


1	DESCRIPTION .....	2
1.1	Features	
1.2	Applications	
2	ARRANGEMENT OF PIXELS .....	3
3	PIN CONFIGURATION .....	4
4	ABSOLUTE MAXIMUM RATINGS .....	4
5	RECOMMENDED OPERATING CONDITIONS .....	5
6	CHARACTERISTICS .....	6
7	DRIVE TIMING CHART .....	7
8	EXAMPLE OF STANDARD OPERATING CIRCUIT .....	14
9	SPECIFICATION FOR BLEMISH .....	15
10	PRECAUTIONS .....	17
10.1	Package Breakage	
10.2	Electrostatic Damage	
10.3	Dust and Contamination	
10.4	Other	
11	PACKAGE OUTLINES AND PACKING SPECIFICATIONS .....	19



2 ARRANGEMENT OF PIXELS



### 3 PIN CONFIGURATION(TOP VIEW)



Symbol	Pin name
ODa, ODb, ODc, ODD	Output transistor drain
OSa, OSb, OSC, OSD	Output signals
φRSa, φRSb, φRSc, φRSd	Reset transistor clock
φV1a, φV1b, φV1c, φV1d, φV2a, φV2b, φV2c, φV2d, φV3a, φV3b, φV3c, φV3d, φV4a, φV4b, φV4c, φV4d	Vertical shift register clock
φLH1a, φLH1b, φLH1c, φLH1d, φH1a, φH1b, φH1c, φH1d, φH2a, φH2b, φH2c, φH2d	Horizontal shift register clock
OFD	Overflow drain
OOFD	Output overflow drain
PW	P <sub>well</sub>
GND	Ground

### 4 ABSOLUTE MAXIMUM RATINGS

(T<sub>A</sub>=25°C)

Parameter	Symbol	Ratings	Unit
Output transistor drain voltage	V <sub>OD</sub>	0 to +15.4	V
Overflow drain voltage	V <sub>OFD</sub>	0 to +32	V
Overflow drain output voltage	V <sub>OOFD</sub>	Internal output (Note 1)	
Reset gate clock voltage	V <sub>φRS</sub>	Internal output (Note 2)	
Vertical shift register clock voltage	V <sub>φV</sub>	V <sub>PW</sub> to +15.4	V
Horizontal shift register clock voltage	V <sub>φH</sub>	-0.3 to +5.1	V
Voltage difference between P <sub>well</sub> and vertical clock	V <sub>PW</sub> -V <sub>φV</sub>	-23.8 to +0	V
Voltage difference between vertical clocks	V <sub>φV</sub> -V <sub>φV</sub>	0 to +9.9 (Note 3)	V
Storage temperature	T <sub>STG</sub>	-40 to +90	°C
Ambient operating temperature	T <sub>OPR</sub>	-20 to +85	°C

(Note 1) Use the circuit parameter indicated in “8. EXAMPLE OF STANDARD OPERATING CIRCUIT” and do not connect to DC voltage directly. When OOFD is connected to GND, connect V<sub>OD</sub> to GND.

(Note 2) Do not connect to DC voltage directly. When φ<sub>RS</sub> is connected to GND, connect V<sub>OD</sub> to GND. Reset gate clock is applied below 5.1 V<sub>p-p</sub>.

(Note 3) When clock width is below 10 μs, and clock duty factor is below 0.1 %, voltage difference between adjoining vertical clocks are guaranteed up to 15.4 V.

Do not change all φ<sub>V</sub> during 0.5 μs before rising edge of V<sub>φVH</sub> pulse and after falling edge of V<sub>φVH</sub> pulse.

Do not change directly into V<sub>φVL</sub>→V<sub>φVH</sub> or V<sub>φVH</sub>→V<sub>φVL</sub>.

5 RECOMMENDED OPERATING CONDITIONS

Parameter		Symbol	Min.	Typ.	Max.	Unit
Ambient operating temperature		$T_{OPR}$		25.0		°C
Output transistor drain voltage		$V_{ODa}, V_{ODb}, V_{ODc}, V_{ODd}$	13.1	13.5	13.9	V
Overflow drain clock	p-p level (Note 1)	$V_{\phi OFD}$	19.3	20.0	20.7	V
Ground		GND		0.0		V
P_well voltage (Note 2)		$V_{PW}$	-6.8		$V_{\phi VL}$	V
Vertical shift register clock	LOW level	$V_{\phi V1aL}, V_{\phi V1bL}, V_{\phi V1cL}, V_{\phi V1dL},$ $V_{\phi V2aL}, V_{\phi V2bL}, V_{\phi V2cL}, V_{\phi V2dL},$ $V_{\phi V3aL}, V_{\phi V3bL}, V_{\phi V3cL}, V_{\phi V3dL},$ $V_{\phi V4aL}, V_{\phi V4bL}, V_{\phi V4cL}, V_{\phi V4dL}$	-6.8	-6.5	-6.2	V
	INTERMEDIATE level	$V_{\phi V1aI}, V_{\phi V1bI}, V_{\phi V1cI}, V_{\phi V1dI},$ $V_{\phi V2aI}, V_{\phi V2bI}, V_{\phi V2cI}, V_{\phi V2dI},$ $V_{\phi V3aI}, V_{\phi V3bI}, V_{\phi V3cI}, V_{\phi V3dI},$ $V_{\phi V4aI}, V_{\phi V4bI}, V_{\phi V4cI}, V_{\phi V4dI}$		0.0		V
	HIGH level	$V_{\phi V1aH}, V_{\phi V1bH}, V_{\phi V1cH}, V_{\phi V1dH}$	13.1	13.5	13.9	V
Horizontal shift register clock	LOW level	$V_{\phi LH1aL}, V_{\phi LH1bL},$ $V_{\phi LH1cL}, V_{\phi LH1dL},$ $V_{\phi H1aL}, V_{\phi H1bL},$ $V_{\phi H1cL}, V_{\phi H1dL},$ $V_{\phi H2aL}, V_{\phi H2bL},$ $V_{\phi H2cL}, V_{\phi H2dL}$	-0.05	0.0	0.05	V
	HIGH level	$V_{\phi LH1aH}, V_{\phi LH1bH},$ $V_{\phi LH1cH}, V_{\phi LH1dH},$ $V_{\phi H1aH}, V_{\phi H1bH},$ $V_{\phi H1cH}, V_{\phi H1dH},$ $V_{\phi H2aH}, V_{\phi H2bH},$ $V_{\phi H2cH}, V_{\phi H2dH}$	3.15		3.6	V
Reset gate clock	p-p level (Note 1)	$V_{\phi RSa}, V_{\phi RSb},$ $V_{\phi RSc}, V_{\phi RSd}$	3.15		3.6	V
Vertical shift register clock frequency (Note 3)		$f_{\phi V1a}, f_{\phi V1b}, f_{\phi V1c}, f_{\phi V1d},$ $f_{\phi V2a}, f_{\phi V2b}, f_{\phi V2c}, f_{\phi V2d},$ $f_{\phi V3a}, f_{\phi V3b}, f_{\phi V3c}, f_{\phi V3d},$ $f_{\phi V4a}, f_{\phi V4b}, f_{\phi V4c}, f_{\phi V4d}$		31.5		KHz
Horizontal shift register clock frequency		$f_{LH1a}, f_{LH1b}, f_{LH1c}, f_{LH1d},$ $f_{H1a}, f_{H1b}, f_{H1c}, f_{H1d},$ $f_{H2a}, f_{H2b}, f_{H2c}, f_{H2d}$		60.0		MHz
Reset gate clock frequency		$f_{\phi RSa}, f_{\phi RSb}, f_{\phi RSc}, f_{\phi RSd}$		60.0		MHz

(Note 1) Use the circuit parameter indicated in “8 EXAMPLE OF STANDARD OPERATING CIRCUIT”, and do not connect to DC voltage directly.

(Note 2)  $V_{PW}$  is set below  $V_{\phi VL}$  that is low level of vertical shift register clock, or is used with the same power supply that is connected to  $V_L$  of V driver IC.

(Note 3) At frame accumulation mode.

※ To apply power, first connect GND and then turn on  $V_{OD}$ . After turning on  $V_{OD}$ , turn on  $V_{PW}$  first and then turn on other powers and pulses.

Do not connect the device to or disconnect it from the plug socket while power is being applied.

6 CHARACTERISTICS (Drive method : 1/30s frame accumulation)

T<sub>A</sub> : +25°C, but +60°C for parameter No.4 and No.5.

Operating conditions : the typical values specified in "5 RECOMMENDED OPERATING CONDITIONS".

Color temperature of light source : 3200K, IR cut-off filter (CM-500,1 mm) is used.

No.	Parameter	Symbol	Note	Minimum	Typical	Maximum	Unit
1	Standard output voltage	V <sub>O</sub>	1		150		mV
2	Photo response non-uniformity	PRNU	2			10	%
3	Saturation output voltage	V <sub>SAT</sub>	3	700			mV
4	Dark output voltage	V <sub>DARK</sub>	4		0.5	3.0	mV
5	Dark signal non-uniformity	DSNU	5		0.5	2.0	mV
6	Sensitivity	R	6	880	1100		mV
7	Smear ratio	SMR	7		-120	-105	dB
8	Image lag	AI	8			1.0	%
9	Blooming suppression ratio	ABL	9	1000			
10	Output transistor drain current	I <sub>OD</sub>			24.0		mA

【 Notes 】

- 1 The average output voltage of signal under the uniform illumination. The standard exposure conditions are defined as when V<sub>O</sub> is 150 mV.
- 2 The image area is divided into 10 × 10 segments under the standard exposure conditions. Each segment's voltage is the average output voltage of all pixels within the segment. PRNU is defined by (V<sub>max</sub> – V<sub>min</sub>) / V<sub>O</sub>, where V<sub>max</sub> and V<sub>min</sub> are the maximum and minimum values of each segment's voltage respectively.
- 3 The image area is divided into 10 × 10 segments. Each segment's voltage is the average output voltages of all pixels within the segment. V<sub>sat</sub> is the minimum segment's voltage under 15 times exposure of the standard exposure conditions.
- 4 The average output voltage under non-exposure conditions.
- 5 The image area is divided into 10 × 10 segments under non-exposure conditions. DSNU is defined by (V<sub>dmax</sub> – V<sub>dmin</sub>), where V<sub>dmax</sub> and V<sub>dmin</sub> are the maximum and minimum values of each segment's voltage respectively.
- 6 The average output voltage of signal when a 1000 lux light source with a 90 % reflector is imaged by a lens of F4, f50 mm.
- 7 The sensor is exposed only in the central area of V/10 square with a lens at F4, where V is the vertical image size. SMR is defined by the ratio of the output voltage detected during the vertical blanking period to the maximum output voltage in the V/10 square.
- 8 The sensor is exposed at the exposure level corresponding to the standard conditions. AI is defined by the ratio of the output voltage measured at the 1st field during the non-exposure period to the standard output voltage.
- 9 The sensor is exposed only in the central area of V/10 square, where V is the vertical image size. ABL is defined by the ratio of the exposure at the standard conditions to the exposure at a point where blooming is observed.


【 Comment 】

Within the recommended operating conditions of V<sub>OD</sub>, V<sub>OFD</sub> of the internal output satisfies with ABL and V<sub>SAT</sub>.




7 DRIVE TIMING CHART

Vertical transfer timing [ All-pixel readout mode ] fck=60MHz 25fps



Confidential


Readout timing [ All-pixel readout mode ] fck=60MHz, 25fps ( i )



\* Keep over the periods indicated in this timing chart when vertical transfer clock pulse is overlapping.


Horizontal transfer timing [ All-pixel readout mode ] fck=60MHz 25fps (ii)

1clk = 16.7ns (= 1/60.0MHz)




\* Keep over the periods indicated in this timing chart when vertical transfer clock pulse is overlapping.

Vertical transfer timing [ Progressive scan mode [Center 1092 line] ] fck=60MHz 50fps



Confidential


Readout timing [ Progressive scan modelCenter 1092 line] fck=60MHz 50fps ( i )



\* Keep over the periods indicated in this timing chart when vertical transfer clock pulse is overlapping.


Horizontal transfer timing [ Progressive scan mode | Center 1092 line | fck=60MHz, 50fps (ii) ]

1clk = 16.7ns (= 1/60.0MHz)




\* Keep over the periods indicated in this timing chart when vertical transfer clock pulse is overlapping.

Fast shift transfer timing [ Progressive scan mode [Center 1092 line] fck=60MHz 50fps (iii) ]



\* Keep over the periods indicated in this timing chart when vertical transfer clock pulse is overlapping.

8 EXAMPLE OF STANDARD OPERATING CIRCUIT






9 SPECIFICATION FOR BLEMISH (1/30 s frame accumulation)

1) Definition of blemish

	Level of blemish (mV)	Permitted number of blemish	Comment
White blemish (Exposed)	$100 \leq B$	1	<ul style="list-style-type: none"> <li>• See fig.9-1(a), fig.9-2.</li> <li>• <math>V_{out} = V_{std}</math></li> </ul>
	$B < 100$	no count	
Black blemish (Exposed)	$120 \leq B$	1	
	$55 \leq B < 120$	15	
	$40 \leq B < 55$	15	
	$B \leq 40$	no count	
White blemish (Non-Exposed)	$100 < B$	1	<ul style="list-style-type: none"> <li>• See fig.9-1(b), fig.9-2</li> <li>• <math>N \leq 150</math></li> <li>• <math>M + N \leq 750</math></li> </ul>
	$20 < B \leq 100$	N	
	$2.5 < B \leq 20$	M	
	$B \leq 2.5$	no count	
White blemish (Shutter mode)	$5.0 \leq B$	0	<ul style="list-style-type: none"> <li>• See fig.9-1(a), fig.9-2.</li> <li>• <math>V_{out} = V_{std}/10</math></li> <li>• The electronic shutter speed is set at 1/10000 s</li> </ul>
	$B < 5.0$	no count	
Black blemish (Shutter mode)	$5.0 \leq B$	0	
	$B < 5.0$	no count	

\* Total number of white blemish (non-exposed:  $20 < B$ ) and black blemish (exposed:  $55 \leq B$ ) are less than 2 in arbitrary 5x5 pixels areas.

ex. The defects are less than 2 in the subsequent area surrounded by bold lines.




《note》

- B : Blemish level defined in fig. 9-1.
- $V_{out}$  : Average output voltage
- $V_{std}$  : 150 mV (The average output voltage). The standard output voltage defined in the specification of the characteristics.

**【MEASURING CONDITION】**

- Ta : 60 °C
- Measuring block diagram



The output voltage is measured at the CCD output.  
 The gain of the amplifier is adjusted to the unity between the CCD output and the amplifier output.




fig. 9-1 Definition of blemish level

(The wave form is the luminance signal measured at the Amplifier output)

**【MEASURING AREA】**




fig. 9-2 Definition of the measuring area

## 10 PRECAUTIONS

### 10.1 Package Breakage

In order to prevent the package from being broken, observe the following instructions :

- 1) The CCD is a precise optical component and the package material is plastic.  
Therefore,
  - Take care not to drop the device when mounting, handling, or transporting.
  - Avoid giving a shock to the package. Especially when leads are fixed to the socket or the circuit board, small shock could break the package more easily than when the package isn't fixed.
- 2) When mounting the package on the housing, be sure that the package is not bent.
  - If a bent package is forced into place between a hard plate or the like, the package may be broken.
- 3) If any damage or breakage occurs on the surface of the glass cap, its characteristics could deteriorate.  
Therefore,
  - Do not hit the glass cap.
  - Do not give a shock large enough to cause distortion.
  - Do not scrub or scratch the glass surface.
  - Even a soft cloth or applicator, if dry, could cause flaws to scratch the glass.

### 10.2 Electrostatic Damage

As compared with general MOS-LSI, CCD has lower ESD.

Therefore, take the following antistatic measures when handling the CCD :

- 1) Always discharge static electricity by grounding the human body and the instrument to be used.  
To ground the human body, provide resistance of about  $1\text{ M}\Omega$  between the human body and the ground to be on the safe side.
- 2) When directly handling the device with the fingers, hold the part without leads and do not touch any lead.
- 3) To avoid generating static electricity,
  - a. do not scrub the glass surface with cloth or plastic
  - b. do not attach any tape or labels
  - c. do not clean the glass surface with dust-cleaning tape
- 4) When storing or transporting the device, put it in a container of conductive material.

### 10.3 Dust and Contamination

Dust or contamination on the glass surface could deteriorate the output characteristics or cause a scar. In order to minimize dust or contamination on the glass surface, take the following precautions :

- 1) Handle the CCD in a clean environment such as a cleaned booth. (The cleanliness level should be, if possible, class 1,000 at least.)
  - 2) Do not touch the glass surface with the fingers. If dust or contamination gets on the glass surface, the following cleaning method is recommended :
    - Dust from static electricity should be blown off with an ionized air blower.  
For anti-electrostatic measures, however, ground all the leads on the device before blowing off the dust.
    - The contamination on the glass surface should be wiped off with a clean applicator soaked in Isopropyl alcohol. Wipe slowly and gently in one direction only.
      - Frequently replace the applicator and do not use the same applicator to clean more than one device.
- ※ Note: In most cases, dust and contamination are unavoidable, even before the device is first used. It is, therefore, recommend that the above procedures should be taken to wipe out dust and contamination before using the device.

### 10.4 Other

- 1) Soldering should be manually performed within 5 seconds at 350°C maximum at the tip of soldering iron.
- 2) Avoid using or storing the CCD at high temperature or high humidity as it is a precise optical component. Do not give a mechanical shock to the CCD.
- 3) CCD has the possibility that white blemish, which originates in the structure of CCD with the passage of time by an external factor such as the radiations, could be generated. Please use white blemish compensation circuit for white blemish generated afterward.

## 11. PACKAGE OUTLINE AND PACKING SPECIFICATION

### 1. Package Outline Specification


Refer to attached drawing.

(The seal resin stick out from the package shall be passed.)

### 2. Markings

Marking contents

- (1). Product name : RJ3DV4AF0DT
- (2). Company name : S H A R P
- (3). Country of origin : J A P A N
- (4). Date code : YY WW X XX



Positions of markings are shown in the package outline drawing.  
 But, markings shown in that drawing are not provided any measurements of their characters and their positions.

### 3. Packing Specification

#### 3-1. Packing materials

Material Name	Material Spec.	Purpose
Cover Tape	Plastic film(1device/tape)	Glass lid covering
Device case	Cardboard(126devices/case)	Device tray fixing
Device tray	Conductive plastic (21devices/tray)	Device packing(6trays/case)
Cover tray	Conductive plastic(1tray/case)	Device packing
PP band	Polypropylene	Device tray fixing
Buffer	Cardboard(2sheets/case)	Shock absorber of device tray
Plastic film bag	Plastic film	Device tray fixing
Tape	Paper	Sealing plastic film bag and device case
Label	Paper	Indicates part number,quantity and date of manufacture

3-2. External appearance of packing  
 Refer to attached drawing

### 4. Precaution

- 1). Before unpacking, confirm the imports of the chapter "Handling Precaution" in this device specification.
- 2). Unpacking should be done on the stand treated with anti-ESD. At that time, the same anti-ESD treatment should be done to operator's body, too.

ISSUE NUMBER	
47162ADC	

5. Chemical substance information in the product

Product Information Notification based on Chinese law, Management Methods for Controlling Pollution by Electronic Information Products.





Names and Contents of the Toxic and Hazardous Substances or Elements in the Product

Lead (Pb)	Mercury (Hg)	Cadmium (Cd)	Hexavalent Chromium (Cr(VI))	Polybrominated Bophenyls (PBB)	Polybrominated Diphenyl Ethers (PBDE)
○	○	○	○	○	○

○ : indicates that the content of the toxic and hazardous substance in all the homogeneous materials of the part is below the concentration limit requirement as described in SJ/T 11363-2006  
 × : indicates that the content of the toxic and hazardous substance in at least one homogeneous material of the part exceeds the concentration limit requirement as described in SJ/T 11363-2006 standard.

Confidential

ISSUE NUMBER	
47162ADC	



PRELIMINARY

(UNIT : mm)

材質 MATERIAL	仕上 FINISH	名称 NAME	WDIP64-P-1000 Package Outline Specification
Assembly Process Production Engineering Dept		コード CODE	
ELECTRONIC COMPONENTS AND DEVICES GROUP		図番 DRAWING No.	G1DIP064A-XXE2
SHARP CORPORATION			

